- Low Standby Power Dissipation
- Versatile Interface Circuit for Use between TTL Levels and Level-Shifted High-Current,
- Driven Directly by a Voltage Source
- with National DS0026

MOS MEMORY INTERFACE

- Dual Inverting MOS Driver
- High-Voltage Systems
 - Inputs May Be Level-Shifted by Use of a Current Source or Capacitive Coupling or
- Designed to Be Functionally Interchangeable
- VCC Supply Voltage Variable over Wide Range to 22 Volts Maximum with Respect to VEE

Compatible with Many Popular MOS RAMs and MOS Shift Registers


Capable of Driving High-Capacitance Loads

MOS Supply Voltage

Operates from Standard Bipolar and/or

- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation

JG OR P



NC . No internal connection

description

accepts appropriate level-shifted input signals from The SN75369 a a monolithic dual MOS driver and interface circuit that operates with either currentsource or voltage-source input signals. The device TTL or other logic systems and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and/or timing inputs for several types of MOS RAMs and MOS shift registers. The SN75369 operates from standard MOS and/or bipolar supplies in most applications. This device has been optimized for operation with VCC supply voltage from 12 volts to 20 volts positive with respect to VEE. However, it is designed so as to be usable over a wide range of VCC.

The device will operate with either positive current Inputs of the SN75369 are referenced to the VEE terminal and contain a series current-limiting resistor. input signals or voltage input signals that are positive with respect to VEE. In many applications the VEE terminal is connected to the MOS VgD supply of -12 valts to -15 volts with the inputs to be driven from TTL levels or other positive voltage levels. The required negative-level shifting may be done with an external p-n-p transistor current source or by use of capacitive coupling and appropriate input voltage pulse characteristics. The SN75369 is characterized for operation from 0°C to 70°C. TEXAS INSTRUMENTS


POST DPFICE BOX 5012 + DALLAS TEARS 75323


443

442

DUAL MOS DRIVER TYPE SN75369

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

-0.5 V to 22 V		825 mW	Wm 0001	0'C to 70'C	-65°C to 150°C	300°C	280,0	2002
			1 8					
	4				,			
		•						
			4	,				•
	*						*	*
				,				
	. 0					,		-
	. 6							4
	. 2							
	. 4	,						
,		-						
						. 1	2	
	, et						9	96
	9	Ď.					20	X
	. 8						ď.	290
	. 0	12					2	D.
- '					•			(3)
*				•			0	ğ
					*		Ö	Ö
	Contraction of the Contraction o)			*		200	35
*		0				. 6	2	0
-		A	,			-	-	les.
Sec.	- 3	3	•		*		20	10
÷ 0	2 7	-	4			4	56	35
ž	. 1			. 8	50	-	S	Ü
(3)		0			ē		É	3
35		173			u I		20	Fre
0		Ç		. :	3		5	2
>	1, 5	2	,	. 1	0	8	č	č
J.		0		- 3	ă.	ė.	9	9
94,		53		-	9	0	-	1
C		0		- 3	-	2	0	a
Supply voltage range of VCC (see Note 1)	Input voltage .	Continuous total dissipation at lor Delowi Zo C neeran temperature per continuous total dissipation at lor Delowi Zo C neeran temperature per continuous dispersional dispersi	J. Lackage	Dackage	Operating free-al	Storage temperature range	Lead temperature 1/16 inch from case for 60 seconds: Ju package	Lead remperature 1/16 inch from case for 10 seconds: P package

NOTES

Voltage values are with respect to the VEE terminal unless otherwise noted.
 For operation above 25 C free-air temperature, refer to Dissipation Derating Curves in the Thermal Inforsitiation page 21, in the JC package, SN75369 chiosize glass-mounted.

recommended operating conditions

77	70	2	
20			
4.75	C	0	
		h	
,			
		1.0	
,			
٠.			
		,	
		^	
,		•	
		,	
	•	4	
		-	
		3	
	•	310	
		perature	
VON	33	See.	
supply voltage	California de California	Operating free-a	
U	3	0	

MIN NOM MAX UNIT

definition of input logic levels

	PARAMETER	MIN	TYP MAX UNIT	MAX	ON
		2.5		4.5	>
A PH LIBUSIANES INDIA AOURSE				0.5	>
V ₁ L Low-level input voltage		0		000	400
Ind High-level input current		0		20	
I. I need beautiful programment				27	mA
וור בסאים וואליו ומאפראסם		-			

TEXAS INSTRUMENTS

electrical characteristics over recommended ranges of VCC and operating free-air temperature (unless otherwise noted)

TYPE SN75369 DUAL MOS DRIVER

	PARAMETER	TEST	TEST CONDITIONS (See Note 3)	MIN	TYPI	MAX	UNIT
VIK	Input clamp voltage	11 = -15 mA				-1.55	>
		VIL = 0.5 V.	10H = -50 µA	Vene	Von-1 Von-0.7		
		IL = 0.7 mA,	10H = -50 MA	3	2		>
NON	High-level output voltage	VIL = 0.5 V.	10H = -10 mA	1/00-73	Wan-73 Vec-18		_
		IIL = 0.7 mA.	IOH = -10 mA	, CL 2:3	2		
		VIH = 2.5 V.	10L = 10 mA		51.0	0.3	
		1H = 8 mA.	10L = 10 mA				>
VOL.	Low-level output voltage	VCC = 10 V to 22 V.	VIH = 2.5 V. IOL = 30 mA		0.2	0.4	
		VCC = 10 V to 22 V.	IIH = 8 mA, IOL = 30 mA				
VOK	Output clamp voltage	V1=0V.	IOH = 20 mA			VCC+1.5	>
5		I ₁ = 20 mA			3.7	en .	en l
5	Spart voltage	11 = 8 m.A			2.4	3	>
		1 = 0.7 mA			0.4	9.0	10
		V ₁ = 4.5 V			27	45	10
1.	Inout current	VI = 2.5 V			(C)	15	Am.
		V ₁ = 0.5 V				t0.	10
	Supply current from VCC.	VCC = 22 V.				0.5	AE &
CC(H)	both outputs high	Both inputs at 0 V.	No load				
	Supply current from VCC.	Vcc = 22 V,			1	-	12 mA
CC(C)	both outputs low	Both inputs at 3 V.	No toad				


TAI) typical values are at VCC = 20 V and TA = 25°C.
NOTE 3: Many of these parameters are specified independently for either voltage source or current source external forcing functions at the inputs. Use the appropriate set of specifications for each application.

switching characteristics, VCC = 20 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	בוצם
2	Delay time towato-bigh level output		89	16	24	SU
יונים	Deline sime high-re-low-level contout		4	1.1	20	SU
DHL	Transition sime found high level outfout	CL = 390 pF.	60	18	30	SU.
HTH	Transition views hindred foundament	Ho=10 12.	9	16	30	o Su
THE	December of the same of the control	See Figure 1	16	35	35	su
th LH	Topogation oetal time, total and and	1	10	28	95	ns.
THHA	Propagation delay time, night-to-tow-tevel output					

TEXAS NSTRUMENTS

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT

VOLTAGE WAVEFORMS

NOTES: A. The puise generator has the following characteristics PRR - 1 MHz, Z_{OUT} ** 56 ft.

B. C. includes probe and hig capacitance.

FIGURE 1-SWITCHING TIMES, EACH DRIVER

TYPICAL CHARACTERISTICS TOTAL DISSIPATION




FIGURE 2

TEXAS INSTRUMENTS


POST OFFICE BOX 3017 . DALLAS TEXAS 15222

TYPICAL APPLICATION DATA

Applications of the SN75369 used as an interface device in systems converting TTL signals to negative-polarity h clock signals are shown in Figures 3 and 4. In both applications the SN75369 VEE pin is connected to a negative h supply voltage. Figure 3 and 4 show the use of the SN75369 over a wide range of VCC supply voltages. The device even be used as a TTL level driver, if desired, by connecting VCC to 5 volts.

the current and an open-collector TTL gate is used to switch the p-n-p transistor. Figure 4 shows capacitive cour being used to level shift. The SN7437 TTL buffer gate is used as a voltage source driver with pull-up resiste Both applications shown require negative level shifting from positive voltage levels to the inputs of the SN75369, w providing additional high-level drive. The value of coupling capacitor C depends on the frequency and characteristic are referenced to the VEE terminal. A p-n-p transistor current source is used to level shift in Figure 3. Resistor R the signal applied to the capacitor.

wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient oversh The fast switching speeds of the SN75369 may produce undersirable output transient overshoot because of loa The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typ value would be between 10 Ω and 30 Ω. See Figure 5.




NOTES: A. R * 350 12 to 500 12.

FIGURE 3-MOS RAM CLOCK DRIVER SYSTEM WITH P.N.P. TRANSISTOR CURRENT SOURCE USED TO SHIFT LEVELS TO INPUTS OF SN75369


TEXAS INSTRUMENTS

TYPICAL APPLICATION DATA



NOTE A: R = 100 R to 250 R.

FIGURE 4 - MOS SHIFT REGISTER CLOCK DRIVER SYSTEM WITH CAPACITIVE COUPLING USED TO SHIFT LEVELS TO INPUTS OF SN75369



NOTE: RD * 10 to 30 ft (optional)

FIGURE 5—USE OF DAMPING RESISTOR TO REDUCE OR ELIMINATE OUTPUT TRANSIENT OVERSHOOT IN CERTAIN SN75369 APPLICATIONS

TEXAS INSTRUMENTS
100 OFFICE BOX 5012 - OALLAS TEXAS 75222

CIRCUITS

DUAL-CHANNEL INTERFACE TO MOS MEMIORIE:

BULLETIN NO. DL-S 7712059, SEPTEMBER 1973 - REVISED APRIL 197

DUAL READ/WRITE AMPLIFIER FOR INTERFACING BETWEEN TTL AND TMS4062-TYPE MOS RANDOM-ACCESS MEMORY (RAM)

performance features

 Node Terminals Connect Directly to I/O Terminals of TMS4062 (AMS6002) and Similar MOS RAMs

TTL and DTL Compatible Data

Outputs

50-mA Data Output Sink-

Current Capability

Data Outputs May Be Wire-AND Connected

TTL and DTL Compatible

ease of design features

Diode-Clamped Inputs

- In Write Mode, Write Driver Provides Complementary High-Voltage Outputs at Node Terminals
- In Read Mode, Read Amplitier Responds to Small Differential-Input Current in Node Terminals

description

Operates Over Wide Range

of Supply Voltages

Minimizes or Eliminates

External Components

The SN75370 is a monolithic integrated circuit read/write amplifier that is designed to interface the Input/Output (I/O) terminals of the TMS4062 (AMS6002) and similar type MOS RAMs with TTL.

The device contains two separate channels, Each channel consists of a write driver and a read amplifier, which are common at the input/output node (N) terminals. These terminals are outputs for the write driver and inputs for the read amplifier. In the write mode, the write driver circuit is designed to write MOS-level binary information into the MOS RAM under control of TTL inputs. In the read mode, the read amplifier is designed to read MOS-level binary information from the MOS RAM and convert it to TTL levels at the data output. This is controlled by TTL inputs also.

10 m

九里

11 ZRE

12

13 ZND

14 JA

2 12

NAE T

DUAL-IN-LINE PACKAGE ITOP VIEW

JOHN

Data outputs are constructed so that they may be wire-AND connected to other outputs and/or be connected to an external pull-up resistor, if desired. The device has a chip-enable input common to both channels which can be used to enable the entire device. Internal voltage regulators permit circuit operation over a wide range of supply voltages.


1WE 1WE

- | 55/2

positive logic: see function table

FUNCTION TABLE

functional block diagram (each channel)



MODE	25	VOLTAGE INPUTS	E INPL	315	VOL	VOLTAGE	CURRENT	COUTFUT
	CE	WE	R	٥	ON	2	N1-N0	>
Write 0	I	-	I	2	I	7	×	x
Morte 1	I	and	r	I	7	I	×	I
Read 0	I	I	_	ж	-	J	٠	
Read 1	Ξ	I	1	ж	-	1	I	X
Standliy	x	I	r	×	_	1	×	I
Disabled	7	×	×	×	+	7	20	Die

H * high level voltage or currentl, L * low level voltage or currentl, M * strellever induct levels at CE, WE, RE, and D, and outbut levels at Y are TTL-compashble. Voltage outbut levels at N fall between VSS and V REF.

TEXAS INSTRUMENTS
INCORPORATED
FOST OFFICE BOX 5013 - GALLAB. TRXAS 73222